

Data path integrity in transparent OEO switch

[0001] This invention claims the benefits of U.S. Provisional Application No. 60/272,463 filed March 2, 2001.

5

Field Of The Invention:

[0002] This invention relates to communications systems and more particularly to systems and methods of monitoring data path integrity in transparent optical-electrical-optical switching equipment for such systems.

10

Background

[0003] In communications networks, it is necessary to maintain data path integrity across the system to ensure proper data transfer. The common approach to data path integrity is to add or insert some overhead bits in the form of parity or CRC (Cyclic Redundancy Check) bits at ingress to the system, and extract these bits at egress to verify the data path integrity across the switching fabric. The drawbacks of these methods in a transparent OEO (Optical Electrical Optical) system are:

15

- a) it requires knowledge of the data signal protocol and rate;
- b) it requires more circuitry to terminate the data signal to insert and extract data integrity bits, increasing cost and complexity;
- c) it requires clocking multiplier and de-multipliers to send extra bits across switching fabric, increasing cost and complexity.

20

[0004] In a transparent OEO switch, the switch is transparent or independent of the data signal protocol and data rate. In a transparent OEO switch, the ingress and egress line cards of the system do not insert or extract any overhead bits into the data signal.

25

Summary of the Invention

[0005] In view of the foregoing the present invention provides a method for determining the integrity of the data signal across the switch fabric (ingress to egress of switch) and a method to select between the healthiest fabric planes in a redundant fabric system. Also, the invention gives a method of monitoring and reporting on the functioning status of a back-up fabric plane at all times.

[0006] The methods described in this invention do not require that any overhead bits be inserted at ingress or that any bits be extracted from the data path signal at egress.

[0007] Therefore in accordance with a first aspect of the present invention there is provided a system for verifying path integrity through a transparent optical-electrical-optical (OEO) switch in a digital communications system comprising: an optical receiver at an ingress port of the switch to receive an optical data signal and to convert the optical data signal to an electrical data signal; a splitter to divide the electrical data signal into parallel paths for delivery to separate switch fabrics; data recovery units to receive data signals from the separate switch fabrics and to evaluate signal quality of respective paths; a processor to select one of the signals from the separate switch fabrics based on the evaluation; and a transmitter at an egress port to convert the one signal to an optical signal and to transmit the optical signal downstream.

[0008] In accordance with a second aspect of the invention there is provided a method of verifying integrity of a data signal through a transparent optical-electrical-optical switch in a digital communications system, the method comprising: receiving an optical data signal at an ingress port of the switch; converting the optical data signal to an electrical data signal; splitting the electrical signal into parallel paths and forwarding each through separate switch fabrics; evaluating signal quality of each signal from the separate switch fabrics; selecting

[illegible][illegible][illegible][illegible][illegible][illegible]

processor module (110) can correlate data eye pattern opening to an equivalent bit error rate. How the CDRs (104), (108) and (109) and the processor module (110) correlate the data eye pattern opening information to an equivalent bit error rate is not the scope of this invention, but the fact that CDRs (104), (108) and (109) and processor module (110) are used to monitor the error performance of the redundant SFCs (106) and (107) is. The ingress CDR (104) and the processor module (110) inform the system of the error performance of the ingress data signal. The egress CDRs (108) and (109) and the processor module (110) inform the system of the error performance of the two SFCs (106) and (107). By comparing the data signal quality measurements of the two egress CDRs (108) and (109), the SFC (106) or (107) with the best error performance is chosen. The algorithm for determining the currently active data signal is not the subject of this invention, and may involve other parameters not discussed here. The processor module (110) programs the 2:1 selector (112) to pass the chosen data signal to the laser transmitter (113) on the OIC (103) for transmission over the egress fiber (114). The processor module (110) will also report, via alarm messages, any changes in the health of the data signals from the SFCs (106) and (107) to the main system control and management system.

[0012] While specific embodiments of the invention have been described and illustrated, it will be apparent to one skilled in the art that numerous changes can be made without departing from the basic concept. It is to be understood, however, that such changes will fall within the full scope of the invention as defined in the appended claims.